Logic minimization algorithms for VLSI synthesis / by Robert K. Brayton ... et al.
Series: The Kluwer international series in engineering and computer sciencePublication details: Boston : Kluwer Academic Publishers, 1984Description: 193 p. : ill. ; 25 cmSubject(s):| Item type | Current library | Home library | Call number | Materials specified | Copy number | Status | Date due | Barcode | |
|---|---|---|---|---|---|---|---|---|---|
| AM | PERPUSTAKAAN TUN SERI LANANG | PERPUSTAKAAN TUN SERI LANANG PILIH SIMPAN-P. TUN SERI LANANG (ARAS 1) | TK7868.L6L626 (Browse shelf(Opens below)) | 1 | Available | 00000098468 |
Includes index
Bibliography: p.174-190
1
There are no comments on this title.
Log in to your account to post a comment.