Logic minimization algorithms for VLSI synthesis /

Logic minimization algorithms for VLSI synthesis / by Robert K. Brayton ... et al. - Boston : Kluwer Academic Publishers, 1984 - 193 p. : ill. ; 25 cm. - The Kluwer international series in engineering and computer science .

Includes index Bibliography: p.174-190


Logic design
Integrated circuits--Very large scale integration
Integrated circuits--Design and construction--Data processing
Algorithms

Contact Us

Perpustakaan Tun Seri Lanang, Universiti Kebangsaan Malaysia
43600 Bangi, Selangor Darul Ehsan,Malaysia
+603-89213446 – Consultation Services
019-2045652 – Telegram/Whatsapp
Email: helpdeskptsl@ukm.edu.my

Copyright ©The National University of Malaysia Library