000 02013cam a22004334a 4500
005 20250918011720.0
006 m d
007 cr cn ---ancau
008 090706s2003 nyua sb 001 0 eng
010 _a2003-056921
020 _a0824747119
035 _a13398087
039 9 _y07-06-2009
_zpuitm2
040 _aUKM
042 _apcc
082 0 0 _a004.16
_222
090 _aTK7895.E42
_bD66 2003
245 0 0 _aDomain-specific processors
_h[electronic resource] :
_bsystems, architectures, modeling, and simulation /
_cedited by Shuvra Bhattacharyya, Ed Deprettere, Jrgen Teich
260 _aNew York :
_bMarcel Dekker,
_c2003
440 0 _aSignal processing and communications ;
_v20
500 _aAccess to 2http://www.egnetbase.com/ejournals/search/advsearch1.asp3 and type in the title. You may access the full text after you type in the advanced search screen
504 _aIncludes bibliographical references and index
650 0 _aEmbedded computer systems
650 0 _aMultiprocessors
700 1 _aBhattacharyya, Shuvra S.,
_d1968-
700 1 _aDeprettere, Ed. F.,
_d1944-
700 1 _aTeich, Jrgen,
_d1964-
856 4 0 _uhttps://eresourcesptsl.ukm.remotexs.co/login?url=http://www.egnetbase.com/ejournals/search/advsearch1.asp
856 4 0 _3CRCnetBASE
_uhttp://www.engnetbase.com/ejournals/books/book_km.asp?id=2414
_zClick here for the electronic version
907 _a.b14534162
_b2022-04-06
_c2019-11-12
942 _n0
_kTK7895.E42 D66 2003
914 _avtls003413233
906 _a7
_bcbc
_corignew
_d1
_eocip
_f20
_gy-gencatlg
990 _aaini
998 _ae
_b2009-06-07
_cm
_dz
_feng
_gnyu
_y0
_z.b14534162
999 _c445640
_d445640