000 01666nam a22003855a 4500
005 20250914164848.0
006 m d
007 cr nn 008maaau
008 090212s2006 gw q j eng d
020 _a9783540390978 (electronic bk.)
020 _a9783540390947 (paper)
035 _a(Springer)978-3-540-39094-7
039 9 _a200902121952
_bmuhaimin
_y04-04-2008
_zmuhaimin
050 1 4 _aTK7874.75
_b.P38 2006
082 0 4 _a621.395
_222
090 _aTK7874.75
_b.P311 2006
111 2 _aPATMOS 2006
_d(2006 :
_cMontpellier, France)
245 1 0 _aIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (vol. # 4148)
_h[electronic resource] :
_b16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006, Proceedings /
_cedited by Johan Vounckx.
260 _aBerlin Heidelberg :
_bSpringer-Verlag GmbH.,
_c2006
300 _axvi, 677 p. :
_bill., digital ;
_c24 cm.
440 0 _aLecture Notes in Computer Science,
_x0302-9743 ;
_v4148
650 0 _aIntegrated circuits
_xVery large scale integration
_xComputer-aided design
_vCongresses.
700 1 _aVounckx, Johan.
700 1 _aAzemard, Nadine.
700 1 _aMaurine, Philippe.
710 2 _aSpringerLink (Online service)
773 0 _tSpringer e-books
856 4 0 _uhttps://eresourcesptsl.ukm.remotexs.co/user/login?url=http://dx.doi.org/10.1007/11847083
907 _a.b14145741
_b2025-04-09
_c2019-11-12
942 _n0
_kTK7874.75 .P311 2006
914 _avtls003372145
998 _ae
_b2008-04-04
_cm
_dz
_feng
_ggw
_y0
_z.b14145741
999 _c410554
_d410554