000 01333aam a2200325 i 4500
005 20250914164814.0
006 m d
007 cr nn 008maaau
008 090212s2006 mau q j eng d
020 _a9780387299068 (electronic bk.)
035 _a(Springer)978-0-387-24411-2
039 9 _a200902121752
_bmuhaimin
_c200902121014
_dmuhaimin
_c200804041001
_dmuhaimin
_c200804040927
_dmuhaimin
_y04-03-2008
_zmuhaimin
050 0 0 _aTK7874.58
_b.B47 2006
082 0 4 _a621.39
_222
100 1 _aBertacco, Valeria.
245 1 0 _aScalable Hardware Verification with Symbolic Simulation
_h[electronic resource] /
_cby Valeria Bertacco.
260 _aBoston, MA :
_bSpringer Science+Business Media, Inc.,
_c2006.
300 _axx, 177 pages :
_billustration, digital ;
_c25 cm.
650 0 _aIntegrated circuits
_xVerification
_xSimulation methods.
650 0 _aSystem design
_xSimulation methods.
710 2 _aSpringerLink (Online service)
773 0 _tSpringer e-books
856 4 0 _uhttps://eresourcesptsl.ukm.remotexs.co/user/login?url=http://dx.doi.org/10.1007/0-387-29906-8
907 _a.b14131067
_b2024-04-16
_c2019-11-12
942 _n0
914 _avtls003370604
998 _ae0001
_b2008-03-04
_cm
_dz
_feng
_gmau
_y0
_z.b14131067
999 _c409086
_d409086