000 01544nam a22003615a 4500
005 20250914164722.0
006 m d
007 cr nn 008maaau
008 090217s2005 mau q j eng d
020 _a9780387236698 (electronic bk.)
020 _a9780387236681 (paper)
035 _a(Springer)978-0-387-23668-1
039 9 _a200902171213
_bmuhaimin
_c200902171154
_dmuhaimin
_c200902021310
_dmuhaimin
_c200809161716
_dmuhaimin
_y04-03-2008
_zmuhaimin
082 0 0 _a621.39732
_222
100 1 _aShu, Keliu.
245 1 0 _aCMOS PLL Synthesizers
_h[electronic resource] :
_bAnalysis and Design /
_cby Keliu Shu, Edgar Sanchez-Sinencio.
260 _aBoston, MA :
_bSpringer Science+Business Media, Inc.,
_c2005.
300 _a1online resource (xvi, 215 p.) :
_bill., digital ;
_c25 cm.
440 0 _aThe International Series in Engineering and Computer Science, Analog Circuits and Signal Processing,
_x0893-3405 ;
_v783
650 0 _aMetal oxide semiconductors, Complementary.
650 0 _aPhase-locked loops.
650 0 _aFrequency synthesizers
_xDesign and construction.
700 1 _aSanchez-Sinencio, Edgar.
710 2 _aSpringerLink (Online service)
773 0 _tSpringer e-books
856 4 0 _uhttps://eresourcesptsl.ukm.remotexs.co/login?url=http://dx.doi.org/10.1007/b102174
907 _a.b14112966
_b2025-05-15
_c2019-11-12
942 _n0
914 _avtls003368712
998 _ae
_b2008-03-04
_cm
_dz
_feng
_gmau
_y0
_z.b14112966
999 _c407277
_d407277