| 000 | 01076cam a22002774a 4500 | ||
|---|---|---|---|
| 005 | 20250914140551.0 | ||
| 008 | 030702s2004 njua bi 001 0 eng | ||
| 020 |
_a0131415565 (pbk.) _cRM176.88 |
||
| 039 | 9 |
_a200509150953 _bariff _c200508291116 _didah _c200507151004 _dtrainer _c200507141334 _dtrainer _y07-14-2005 _ztrainer |
|
| 090 | _aTK7885.7.C558 3 | ||
| 090 | _aTK7885.7 | ||
| 100 | 1 | _aCiletti, Michael D. | |
| 245 | 1 | 0 |
_aStarter's guide to Verilog 2001 / _cMichael D. Ciletti. |
| 260 |
_aUpper Saddle River, N.J. : _bPearson Prentice Hall, _c2004 |
||
| 300 |
_axiv, 234 p. : _bill. ; _c24 cm. |
||
| 504 | _aIncludes bibliographical references and index | ||
| 650 | 0 | _aVerilog (Computer hardware description language) | |
| 650 | 0 |
_aElectronic digital computers _xDesign and construction |
|
| 907 |
_a.b13560116 _b2021-05-28 _c2019-11-12 |
||
| 942 |
_c01 _n0 _kTK7885.7.C558 3 |
||
| 914 | _avtls003309028 | ||
| 990 | _amaa | ||
| 991 | _aJabatan Kejuruteraan Elektrik, Elektronik & Sistem | ||
| 998 |
_al _b2005-01-07 _cm _da _feng _gnju _y0 _z.b13560116 |
||
| 999 |
_c355176 _d355176 |
||