Logic-timing simulation and the degradation delay model - Bellido, Manuel J., 1964-; Juan Chico, Jorge; Valencia, Manuel (London : Imperial College Press, 2006)
Includes bibliographical references
Keywords: Timing circuits; Integrated circuits -- Very large scale integration; Metal oxide semiconductors, Complementary