Systemverilog for verification a guide to learning the testbench language features /

Spear, Chris.

Systemverilog for verification a guide to learning the testbench language features / [electronic resource] : by Chris Spear. - 2nd ed. - Boston, MA : Springer Science+Business Media, LLC, 2008. - 436 p. : ill., digital ; 25 cm.

9780387765303 (electronic bk.) 9780387765297 (paper)


Verilog (Computer hardware description language)
Integrated circuits--Verification.

621.392

Contact Us

Perpustakaan Tun Seri Lanang, Universiti Kebangsaan Malaysia
43600 Bangi, Selangor Darul Ehsan,Malaysia
+603-89213446 – Consultation Services
019-2045652 – Telegram/Whatsapp
Email: helpdeskptsl@ukm.edu.my

Copyright ©The National University of Malaysia Library