Systemverilog for Verification A Guide to Learning the Testbench Language Features /

Spear, Chris.

Systemverilog for Verification A Guide to Learning the Testbench Language Features / [electronic resource] : by Chris Spear. - Boston, MA : Springer Science+Business Media, LLC, 2006. - xxxiv, 301 pages : illustration, digital ; 25 cm.

9780387270388 (electronic bk.)


Verilog (Computer hardware description language)
Integrated circuits--Verification.

TK7885.7 / .S67 2006

621.392

Contact Us

Perpustakaan Tun Seri Lanang, Universiti Kebangsaan Malaysia
43600 Bangi, Selangor Darul Ehsan,Malaysia
+603-89213446 – Consultation Services
019-2045652 – Telegram/Whatsapp
Email: helpdeskptsl@ukm.edu.my

Copyright ©The National University of Malaysia Library