Normal view MARC view ISBD view

Scalable Hardware Verification with Symbolic Simulation

Bertacco, Valeria.

Scalable Hardware Verification with Symbolic Simulation [electronic resource] / by Valeria Bertacco. - Boston, MA : Springer Science+Business Media, Inc., 2006. - xx, 177 pages : illustration, digital ; 25 cm.

ISBN: 9780387299068 (electronic bk.)

Subjects--Topical Terms:
Integrated circuits--Verification--Simulation methods.
System design--Simulation methods.

LC Class. No.: TK7874.58 / .B47 2006

Dewey Class. No.: 621.39

Print
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Scalable Hardware Verification with Symbolic Simulation

Contact Us

Copyright ©The National University of Malaysia Library